



#25/IDS
7/24/03
Surles

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No. 09/559,903
Filing Date April 26, 2000
Inventor Zhiping Yin et al.
Assignee Micron Technology, Inc.
Group Art Unit 2815
Examiner Eckert II, George C.
Attorney's Docket No. MI22-1427
Title: Circuitry and Gate Stacks Encompassing a Semiconductive Substrate, a Metal Silicide Layer and Inorganic Material Layer in Physical Contact with the Metal Silicide Layer

INFORMATION DISCLOSURE STATEMENT

To: Mail Stop RCE
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

From: Jennifer J. Taylor, Ph.D. (Tel. 509-624-4276; Fax 509-838-3424)
Wells St. John P.S.
601 W. First Avenue, Suite 1300
Spokane, WA 99201-3828

RECEIVED
JUN - 2 2003
TECHNOLOGY CENTER 2800

Dear Sir:

The Examiner's attention is directed to the references which are listed on the attached Form PTO-1449 and copies of which are attached.

Citation of these references is respectfully requested.

Respectfully submitted,

Dated: May 27, 2003

By: Jennifer J. Taylor
Jennifer J. Taylor, Ph.D.
Reg. No. 48,711